Axiom Adds UVM Support to MPSim
Industry Standard Facilitates Interoperability Across Industry.
Milpitas, CA, November 18, 2011 --(PR.com)-- Axiom Design Automation, provider of fastest path to verification closure for semiconductor design today announced that it has added industry standard UVM support to its industry proven MPSim SystemVerilog simulator. UVM, the follow on to the OVM Verification methodology, is an industry standard methodology for verification of complex SOC and Multi-Core networking and low power processor designs.
“After enabling several successful tapeouts for customers using our simulator with native OVM technology support, we have continued to enhance our SystemVerilog capability,” stated Tarak Parikh, Vice President of Products at Axiom Design Automation. “Axiom’s UVM implementation supports UVM libraries and methodologies without requiring any changes to the libraries. UVM clearly provides a huge verification productivity boost to our customers. However, our experience with our beta UVM customers highlighted the complexities involved in debugging testbenches created with UVM and we responded accordingly. Axiom today provides the best in class debug technology for integrated verification debugging and our customers testify to its unique debug capabilities in the areas of design and testbench as one of the key reasons for their ability to verify their designs on time. Our growing list of successful customers validates our strategic focus on continued innovation in the product taking advantage of the latest hardware and software technologies.”
MPSim is a complete Verilog/SystemVerilog verification platform with full support for SystemVerilog, OVM, VMM, and UVM. It includes an advanced debugger in a single architecture resulting in high performance and throughput. MPSim also includes comprehensive coverage analysis that covers both functional and structural coverage. MPSim offers the most complete verification solution in a single unified kernel architecture for maximum performance. MPSim is production proven with several very large and complex chips taped out.
About Axiom
Axiom Design Automation is a company focused on providing the best-in-class verification platform to address the growing complexity of today’s FPGAs, ICs, SOCs and systems. Axiom’s flagship product, MPSim is the state-of-the-art, industry proven high performance SystemVerilog simulator integrated with an advanced debugger, compiled testbench automation, multiple clock domain verification and comprehensive coverage analysis for quick verification closure. MPSim incorporates SystemVerilog and OpenVera testbench automation with SVA and coverage analysis in single kernel architecture for maximum performance. MPSim is fully compliant with industry standards such as VMM, OVM, UVM, UPF, etc. For more information please visit www.axiom-da.com.
For more information, contact:
Ghulam Nurie at gnurie@axiom-da.com
###
“After enabling several successful tapeouts for customers using our simulator with native OVM technology support, we have continued to enhance our SystemVerilog capability,” stated Tarak Parikh, Vice President of Products at Axiom Design Automation. “Axiom’s UVM implementation supports UVM libraries and methodologies without requiring any changes to the libraries. UVM clearly provides a huge verification productivity boost to our customers. However, our experience with our beta UVM customers highlighted the complexities involved in debugging testbenches created with UVM and we responded accordingly. Axiom today provides the best in class debug technology for integrated verification debugging and our customers testify to its unique debug capabilities in the areas of design and testbench as one of the key reasons for their ability to verify their designs on time. Our growing list of successful customers validates our strategic focus on continued innovation in the product taking advantage of the latest hardware and software technologies.”
MPSim is a complete Verilog/SystemVerilog verification platform with full support for SystemVerilog, OVM, VMM, and UVM. It includes an advanced debugger in a single architecture resulting in high performance and throughput. MPSim also includes comprehensive coverage analysis that covers both functional and structural coverage. MPSim offers the most complete verification solution in a single unified kernel architecture for maximum performance. MPSim is production proven with several very large and complex chips taped out.
About Axiom
Axiom Design Automation is a company focused on providing the best-in-class verification platform to address the growing complexity of today’s FPGAs, ICs, SOCs and systems. Axiom’s flagship product, MPSim is the state-of-the-art, industry proven high performance SystemVerilog simulator integrated with an advanced debugger, compiled testbench automation, multiple clock domain verification and comprehensive coverage analysis for quick verification closure. MPSim incorporates SystemVerilog and OpenVera testbench automation with SVA and coverage analysis in single kernel architecture for maximum performance. MPSim is fully compliant with industry standards such as VMM, OVM, UVM, UPF, etc. For more information please visit www.axiom-da.com.
For more information, contact:
Ghulam Nurie at gnurie@axiom-da.com
###
Contact
Axiom Design Automation
Ghulam Nurie
408 433 9997
www.axiom-da.com
Ghulam Nurie
408 433 9997
www.axiom-da.com
Contact
Categories